

IN THE CLAIMS

Please cancel claim 20.

Please amend claims 1, 3, 4, 6, 7, and 17-19 as shown below.

Please add claims 21 and 22 as shown below.

A clean version of the entire set of pending claims 1-19, 21 and 22 follows per 37 CFR § 1.121(c)(3). A marked-up copy of claims 1, 3, 4, 6, 7 and 17-19, showing all changes made relative to the previous version of the claim(s), accompanies this paper on separate sheets.

1. (Twice Amended) A voltage level monitoring circuit, comprising:
- a first reference current source (5) for generating a first reference current ( $I_{ref1}$ );
  - a second reference current source (6) for generating a second reference current ( $I_{ref2}$ );
  - a controllable switch (7);
  - a monitoring current source (4) for generating a monitoring current ( $I_M$ ) derived from a voltage ( $V_M$ ) to be measured; and
  - a comparator device (10) including
    - a first current input (11) coupled for receiving the first reference current ( $I_{ref1}$ ) in response to the controllable switch (7) being non-conductive, and for receiving both the first reference current ( $I_{ref1}$ ) and second reference current ( $I_{ref2}$ ) in response to the controllable switch (7) being conductive,
    - a second current input (12) coupled for receiving the monitoring current ( $I_M$ ), and
    - at least one measuring signal output (13),
- wherein the comparator device (10) is arranged for comparing the currents received at its two current inputs (11, 12) and for generating at the measuring signal output (13) a measuring signal (S) with a first value when the current received at its second current input (12) is less than the current received at its first current input (11), and with a second value when the current received at its second current input (12) is more than the current received at its first current input (11).

2. The voltage level monitoring circuit according to claim 1, wherein the first reference current source (5) includes a PMOS transistor (50) having its source coupled for receiving the voltage ( $V_{DD}$ ) to be measured, having its gate coupled for receiving a bias voltage ( $V_{bias}$ ), and having its drain coupled to the first current input (11) of the comparator device (10).

3. (Thrice Amended) The voltage level monitoring circuit according to claim 1, wherein a current output of the second reference current source (6) is coupled to the comparator device (10) through the controllable switch (7).

4. (Twice Amended) The voltage level monitoring circuit according to claim 1, wherein the controllable switch (7) is controlled by a control signal ( $Sc$ ) generated by the comparator device (10).

5. The voltage level monitoring circuit according to claim 4, wherein the control signal ( $Sc$ ) renders the controllable switch (7) conductive when the magnitude of the current received at the first input (11) of the comparator device (10) is higher than the magnitude of the current received at the second input (12) of the comparator device (10), and renders the controllable switch (7) non-conductive when the magnitude of the current received at the first input (11) of the comparator device (10) is lower than the magnitude of the current received at the second input (12) of the comparator device (10).

6. (Thrice Amended) The voltage level monitoring circuit according to claim 1, wherein the second reference current source (6) includes a PMOS transistor (60) having its source coupled for receiving the voltage ( $V_{DD}$ ) to be measured, having its gate coupled for receiving a bias voltage ( $V_{bias}$ ), and having its drain coupled to the controllable switch (7).

cx  
Sub  
DI  
Cmt

7. (Thrice Amended) The voltage level monitoring circuit according to claim 1, wherein the controllable switch (7) includes a PMOS transistor (70) having its source coupled the current output of the second reference current source (6), having its drain coupled to the first current input (11) of the comparator device (10), and having its gate coupled to a control output (14) of the comparator device (10).

8. The voltage level monitoring circuit according to claim 7, wherein the comparator device (10) includes:

a first inverter (80) having an input (81) and an output (82); and  
a second inverter (83) having an input (84) and an output (85),

wherein the output (85) of the second inverter (83) is connected to the output (13) of the comparator device (10), the input (84) of the second inverter (83) is coupled to the output (82) of the first inverter (80), and the input (81) of the first inverter (80) is coupled to both the first and second current inputs (11; 12) of the comparator device (10).

9. The voltage level monitoring circuit according to claim 8, wherein the output (82) of the first inverter (80) is coupled to the control output (14) of the comparator device (10).

10. The voltage level monitoring circuit according to claim 1, wherein the monitoring current source (4) includes:

a primary current source (41) for generating a primary current ( $I_P$ );  
a secondary current source (42) for generating the monitoring current ( $I_M$ );

and

a process sensitive resistor (49) connected in series with said primary current source (41).

Sub  
01  
Am

11. The voltage level monitoring circuit according to claim 10, wherein the primary current source (41) includes a PMOS transistor having its source connected to the voltage ( $V_{DD}$ ) to be monitored, having its gate coupled for receiving a bias voltage ( $V_{bias}$ ), and having its drain connected to a first terminal of the process sensitive resistor (49).

12. The voltage level monitoring circuit according to claim 10, wherein the secondary current source (42) includes:

a first NMOS transistor having its source connected to ground and its drain coupled to the second current input (12) of the comparator device (10); and

a second NMOS transistor (44) having its source connected to ground and its drain connected to a resistive block (43) of the process sensitive resistor (49),

wherein the gates of the first and second NMOS transistors (42; 44) are connected together and to the drain of the second NMOS transistor (44).

13. The voltage level monitoring circuit according to claim 10, wherein the process sensitive resistor (49) includes a further PMOS transistor (46) having its gate terminal connected to its drain terminal in a gate/drain node and having its source terminal coupled to the current output of the primary current source (41) for receiving the primary current ( $I_P$ ).

14. The voltage level monitoring circuit according to claim 13, the process sensitive resistor (49) further includes at least one combination of two cascaded transistors (PMOS 47, NMOS 48) connected in series with said gate/drain node, a first one of said cascaded transistors (47) having its source terminal coupled to the drain terminal of the further PMOS transistor (46), a second one of said cascaded transistors (48) having drain terminal connected to the drain terminal of said first one of said cascaded transistors (47), and the gate terminals of said cascaded transistors (47, 48) being connected to each other and to the respective drain terminals of said cascaded transistors (47, 48).

Sub  
01  
Cont

15. The voltage level monitoring circuit according to claim 1, wherein the monitoring current source (4) includes a programmable current source (90).

16. The voltage level monitoring circuit according to claim 1, wherein the first reference current source (5) includes a programmable current source (90).

17. (Amended) The voltage level monitoring circuit according to claim 1, wherein the second reference current source (6) includes a programmable current source (90).

18. (Amended) A voltage level monitoring circuit, comprising:  
a first reference current source (5) for generating a first reference current ( $I_{ref1}$ );  
a second reference current source (6) for generating a second reference current ( $I_{ref2}$ );  
a monitoring current source (4) for generating a monitoring current ( $I_M$ ) derived from a voltage ( $V_M$ ) to be measured; and  
a comparator device (10) including a first current input (11) coupled for receiving the first reference current ( $I_{ref1}$ ), a second current input (12) coupled for receiving the monitoring current ( $I_M$ ), and at least one measuring signal output (13),  
wherein the first current input (11) is coupled for receiving the second reference current ( $I_{ref2}$ ) through a controllable switch (7) controlled by a control signal ( $Sc$ ) generated by the comparator device (10), and  
wherein the comparator device (10) is arranged for comparing the currents received at its two current inputs (11, 12) and for generating at the measuring signal output (13) a measuring signal ( $S$ ) with a first value when the current received at its second current input (12) is less than the current received at its first current input (11), and with a second value when the current received at its second current input (12) is more than the current received at its first current input (11).

CX  
Sub  
01  
Cmt

19. (Amended) A voltage level monitoring circuit, comprising:
- a first reference current source (5) for generating a first reference current ( $I_{ref1}$ );
  - a second reference current source (6) for generating a second reference current ( $I_{ref2}$ );
  - a monitoring current source (4) for generating a monitoring current ( $I_M$ ) derived from a voltage ( $V_M$ ) to be measured; and
  - a comparator device (10) including
    - a first current input (11) coupled for receiving the first reference current ( $I_{ref1}$ ),
    - a second current input (12) coupled for receiving the monitoring current ( $I_M$ ),
    - a control output (14),
    - a first inverter (80) having an input (81) coupled to the first current input (11) and the second current input (12), the first inverter (80) further having an output (82) coupled to the control output (14),
    - a second inverter (83) having an input (84) coupled to the output (82) of the first inverter (80), the second inverter (83) further having an output (85), and
    - at least one measuring signal output (13) coupled to the output (85) of the second inverter (85),
- wherein the first current input (11) is coupled for receiving the second reference current ( $I_{ref2}$ ) through a controllable switch (7) controlled by a control signal ( $Sc$ ) generated at the control output (14), and
- wherein the comparator device (10) is arranged for comparing the currents received at its two current inputs (11, 12) and for generating a measuring signal ( $S$ ) having a first value when the current received at its second current input (12) is less than the current received at its first current input (11), and with a second value when the current received at its second current input (12) is more than the current received at its first current input (11).

C/

Sub  
PI  
C/

21. (New) The voltage level monitoring circuit according to claim 18, wherein the control signal (Sc) renders the controllable switch (7) conductive when the magnitude of the current received at the first input (11) of the comparator device (10) is higher than the magnitude of the current received at the second input (12) of the comparator device (10), and renders the controllable switch (7) non-conductive when the magnitude of the current received at the first input (11) of the comparator device (10) is lower than the magnitude of the current received at the second input (12) of the comparator device (10).

22. (New) The voltage level monitoring circuit according to claim 19, wherein the control signal (Sc) renders the controllable switch (7) conductive when the magnitude of the current received at the first input (11) of the comparator device (10) is higher than the magnitude of the current received at the second input (12) of the comparator device (10), and renders the controllable switch (7) non-conductive when the magnitude of the current received at the first input (11) of the comparator device (10) is lower than the magnitude of the current received at the second input (12) of the comparator device (10).

Cl  
Sub  
D2  
end